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ABSTRACT design of pseudomorphic high indium composition 
In this paper we will present recent work on low InGaAs channels. Cutoff frequencies of 300 GHz have 
noise amplifiers developed for very high frequencies been achieved at the highest indium compositions 
above 100 GHz. These amplifiers were developed with a greater than 70%. The 2nd process enhancement was 
unique InP-based HEMT MMlC process. The amplifiers the reduction of the gate length from 100 nm to 70 nm. 
have been developed for both cryogenic and room 15-20% improvement in cutoff frequency and 
temperature amplifier applications with state-of-art transconductance was observed in the shorter gate 
performance demonstrated from 100 GHz to 21 5 GHz. length devices compared to the baseline 100 nm devices 
with similar gate finger yield. The third area is the 
INTRODUCTION development of a 50 urn thick substrate with very small 
The frequency range above 100 GHz is fertile for through substrate grounding via holes. This process 
next generation applications in telecommunications and prevents substrate waveguide mode propagation and 
radars as well as the fields of radio astronomy, Earth allows for minimal device source inductance to maximize 
remote sensing, planetary exploration and millimeter- device gain at high frequencies. TRW has established 
wave imagers. Working at these higher frequencies this enhanced MMlC process with an eye towards future 
offers the advantages of broad available bandwidth, production capability. Good MMlC yield and repeatability 
reduced aperture and instrument size, and a higher for this process have already been demonstrated on 
density of observable spectral lines. Advanced high several wafer lots. The development of a robust InP 
frequency MMlC technology is uniquely suited to circuit MMlC process has been a critical key to the first-pass 
fabrication above 100 GHz due to reduced parasitics and design success of the variety of MMlC amplifier designs 
interconnections. Recent demonstrations in MMlC low shown in this paper. 
noise amplifier and power amplifier technology above 
100 GHz have enabled a new generation of instruments. AMPLIFIER DESCRIPTION AND PERFORMANCE 
In this paper we will discuss the development and 
performance of several first of a kind amplifiers for 
applications including microwave atmospheric sounding 
and radio astronomy. 
DEVICE AND PROCESS DESCRIPTION 
The device performance necessary to achieve 
usable gain and noise figure for low noise amplifiers 
operating at frequencies between 100 to 200 GHz 
requires very high device transconductance above 1 000 
mS/mm, cutoff frequencies above 200 GHz and 
maximum oscillation frequencies above 400 GHz. To 
achieve usable gain and sufficient MMlC design margin, 
the device must exhibit a maximum available gain of 7-8 
dB per stage up to 200 GHz. InGaAs/lnAIAs/lnP HEMTs 
I 
are the -only three terminal devices that have 
Figure 1. Photograph of a 3-stage single ended 1 12-1 18 
GHz MMlC LNA demonstrated performance at these levels[l-4]. In developing a MMlC process for this frequency 
range, three significant process enhancements were In order to establish amplifier performance and 
implemented on TRWs baseline 75 nm diameter 0.1 um optimize the designs, it is ciltical to obtain test data at 
gate InP HEMT process[5-6]. The first is the growth and 
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these high frequencies. A series of waveguide frequency 
extenders for network analysis covering the range 50- 
220 GHz has been developed for this effort. In addition, 
wafer probes operating up to 220 GHz have been 
employed to obtain s-parameter data. Noise 
measurement capability has also been developed at 
frequencies as high as 200 GHz. as well as solid-state 
noise sources operating 180 GHz, which has enabled 
the first meaningful on-wafer noise measurements in this 
band. The data achieved from on-wafer measurements 
has also been duplicated with fixtured amplifier 
measurements. 
A three-stage microstrip amplifier design 
demonstrated 14 dB gain and a noise figure of 7 dB from 
165 GHz to 190 GHz (Figure 2). To demonstrate a 
usable front-end amplifier, two MMIC amplifiers were 
cascaded to achieve 20-25 dB gain from 170-190 GHz. 
The first MMlC was the same as shown in Figure 3 (3- 
stage single ended amplifier) and this was cascaded with 
a 4-stage balanced amplifier. 7.5 dB noise figure 
average was measured across the band for this 
amplifier. All of these measurements were made flange 
to flange. Special care was taken to minimize upfront 
losses associated with the waveguide transition and 
ribbon bond. 
Figure 2. Photograph of 3-stage single ended 165-1 90 
GHz MMIC LNA 
A series of amplifiers has been demonstrated in the 
frequency range of 100 - 215 GHz. In the frequency 
range 85-110 GHz, a CPW low noise design uses four 
stages to achieve 20-25 dB gain and a module noise 
performance of 3-4 dB. Under cryogenic operation these 
amplifiers perform with 30-40K noise temperature (-0.5 
dB NF). A three-stage microstrip amplifier covering the 
frequency range 112-120 GHz has 15 dB gain with a 
noise figure of 4-5 dB (Figure 1). 
- 
I 
Figure 3. Fixtured 165-1 95 GHz amplifier including a 3-stage 
single ended MMlC LNA cascaded with a 4-stage balanced 
LNA. 
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Figure 5. Measured vs. Modeled Gain Plot for the 160-21 5 
GHz MMlC LNA 
A 6-stage CPW design covering the frequency range 
160-215 GHz has 15-27 dB gain with a measured 
module noise figure of 8 dB at 170 GHz (Figure 43). A 
measured 15 dB gain at 215 GHz is the highest 
frequency gain amplifier demonstrated to date. Further 
state-of-art amplifer demonstrations are shown in Table 
1. The presentation will also include more detail on the 
MMlC design and performance described in this paper, 
the on-wafer testing techniques for MMIC screening and 
the challenges in designing 100+ GHz MMlCs and 
modules (EM and modeling issues, techniques). We will 
also present the latest state-of-art results as they are 
available for dissemination at the time of the conference. 
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wafer fabrication. We would like to acknowledge Barry 
Allen for the advice and guidance for this work. We 
would like to acknowledge the several key MMlC 
designers for their contribution including T.W. Huang, 
Yon-Lin Kok and Huei Wang. 
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Table 1. TRWs state-of-art InP HEMT MMlC low noise 
amplifiers >lo0 GHz 
CONCLUSION 
In conclusion, we have described our development 
of low noise amplifiers above 100 GHz using a 0.07 um 
InP HEMT MMlC process on 50 um thinned InP 
substrates. This process has been used to establish a 
family of first-of-a-kind amplifiers that push the frontier in 
future remote sensing and communication applications. 
Much work remains in this area and they include 
establishing a production worthy process, further device 
enhancements, stabilization of device models, novel 
design techniques, packaging challenges and improved 
testing techniques at these high frequencies. 
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